Abstract: This paper proposes a novel scan disabling-based BISTAided Scan Test (BAST) scheme to reduce test data volume and test power. In this scheme, a linear feedback shift register (LFSR) with an extra input generates test vector for each slice in multiple scan chains according to a deterministic test set with don't-care bits. A hold logic, which is inserted between the LFSR and the scan chains, holds the outputs of the LFSR when the held vector is compatible with next slices. With the hold operation, the hold logic also can be used to select the best vector by the hold logic among the generated vectors. Using the scan disabling technique, the generated or held vector will not be shifted into the scan chains unless it is compatible with its corresponding slice. An automatic test equipment (ATE) only needs to store the control signals, not test vectors. The proposed scheme, based on the standard scan and using any test set with don't-care bits, is widely applicable and easy to deploy. Experimental results show the proposed scheme achieves a higher compression gain and lower test power than previous low-cost schemes for cases where the number of specified bits in the test set is relatively few.
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Introduction
The full-scan design suffers from high test cost and high test power dissipation. Existing non-linear code-based [1, 2] , broadcast-based [3, 4] , linear decompression-based [5] and BIST-Aided Scan Test (BAST) [6, 7] test data compression methods have been proposed to address one or both challenges. Alternating run-length coding (ALT-FDR) [1] effectively reduces test data volume and scan shift-in power based on minimum transition filling (MTfilling). Using a selective sparse storage technique, the method in [2] reduces the test data volume efficiently for the test set with very few specified bits. Based on the compatibility of scan cells, DCScan [3] can copy the same test data into the compatible segments simultaneously. In [4] , a new scheme is proposed to further reduce average power and peak power by disabling a part of scan flip-flops in any clock cycle. An embedded deterministic test scheme proposed in [5] uses an embedded ring generator and a new deterministic test pattern generation technique. Based on the BAST, the technique in [6, 7] compresses test stimuli and responses effectively by introducing a few new instructions.
We previously proposed a scan disabling-based BAST scheme that effectively reduces test data volume [8] . In this scheme, a linear feedback shift register (LFSR) generates test vectors for each slice. Using a scan disabling technique, the generated test vector is shifted into the scan chains only when it is compatible with its corresponding slice. However, pseudo-random vectors, which are shifted into the scan chains, may cause high test power. Moreover, there is still some room to further reduce test data volume.
In this paper, we propose a novel scan disabling-based BAST scheme. In this scheme, LFSR is enhanced to ELFSR by adding an extra input. When the generated vector by the ELFSR cannot be compatible with its test slice, the extra input can shorten its sequence length. We use hold logic to reduce scan shift-in power. When a vector generated by the ELFSR is compatible with the next several test slices, the vector is held to shift into the scan chains repeatedly. During hold operation, the best vector can be selected. The hold logic then loads the best vector for the next test slices. Hence, the test data volume can be also reduced.
The proposed scheme
We present a novel scan disabling-based BAST scheme shown in Fig. 1 (a) . The proposed scheme divides the scan cells into N scan chains. We do not care of the order of scan cells in this paper. An ELFSR shown in Fig. 1 If a vector generated by ELSFR is incompatible with its corresponding test slice, the clock of the scan chains are gated by the scan chain disabling signal (S = 0). At the same time, L can be 0 or 1 to shorten the length of pseudo-random vector sequence to find the compatible one. The process to resolve the input signals of ELFSR will be presented in the next section. Otherwise, all the scan chains are active to load the vector (S = 1) and the hold logic loads or holds the outputs of the ELFSR until the generated or held vector cannot be compatible with its corresponding test slice or ELFSR generates the best vector that is compatible with the most number of slices. Here, the best vector has the maximal compatibility degree that is the sum of the number of slices which are compatible with the vector before load a new vector and the number of slices which are compatible with the new vector after load. There are four states of the control signals. Therefore, a controller with two inputs is enough to encode them.
To be simple, we omit the phase shifter in the following example and in the next section. 2 shows an example of a test shift process for the proposed scheme. Fig. 2 (b) gives the scan chains and their test slices. First, the ELFSR generates a vector shown in the rightmost vector of Fig. 2 (a) . Because the vector is incompatible with its corresponding test slice (the rightmost test slice in Fig. 2 (b) ), the scan chains are disabled (S = 0), L = 0 for this slice, and the hold logic holds the outputs of ELFSR to gate the transitions propagation (H = 1). Then, the ELFSR generates the second vector that is also incompatible with the rightmost test slice. Hence, S = 0, H = 1. L = 1 at this cycle. Next, the ELFSR generates a vector which is compatible with the slice. Therefore, H = 0 such that the vector generated can be propagate to the scan inputs, S = 1 to load their test stimuli, and L can only be 0. Since the next four slices are compatible with the vector, at this time we can select the best vector generated by the ELFSR as the next vector to be shifted in. Notice that, when S = 1, L only can be 0. The ELFSR generates four vectors (from the fourth rightmost to the second leftmost vector in Fig. 2 (a) ). The compatibility degrees of the four vectors are 1, 3, 3, 6 respectively. Therefore, the best vector is the last vector. In the following three clock cycles, S = 1, H = 1 to keep the current vector, and L = 0. After that, S = 1, L = 0, H = 0 to load the best vector. In the last clock, S = 1, L = 0, H = 1 to shift in the best vector again. The control signals and the inputs of controller are shown in Fig. 2 (c) . After the test shift process, the test in the scan chains is shown in Fig. 2 (d) .
Notice that the frequencies of all possible inputs of the controller are different, which are 1, 1, 4, 2 for 00, 01, 10, 11 in this example. We can reduce the data volume using Huffman coding from 16 bits to 14 bits.
ELFSR input signals solution
This section will show how to derive the input signals of ELFSR l 1 , l 2 , ··, l k , where k is a natural number, when the vector generated by an ELFSR cannot be compatible with its corresponding slice.
The vector and test slice are noted by x and y respectively.
We extend them to x and y by appending a component 1. Be similar to LFSR, the characterizing matrix A of ELFSR has the following special form.
Where A is an (N + 1) × (N + 1) matrix. We denote the characterizing matrix for the i-th successive input value l i as A i . A k A k−1 . . . A 1 x represents the states of the ELFSR after k cycles with the initial state x . The problem to find the minimum number of l 1 , l 2 , ··, l k is equivalent to solve the following linear equations with the minimum k.
In the linear equations, the only variables are l 1 , l 2 , ··, l k . We can solve it using matrix multiplication and Gaussian-Jordan elimination. We try to solve the linear equations for k = 1. If there is no solution, k is increased by 1 until the solution comes out.
Experimental results
We have conducted experiments on larger ISCAS 89 benchmark circuits. In the experiments, we use "TetraMAX" of Synopsys to generate test cubes for single stuck-at faults. Notice that, this scheme also suits for the test set for other fault models. The test cubes are reordered by descending order of specified bits. After an ELFSR generates a test pattern using the proposed scheme, we perform fault simulation using "HOPE" to remove the test patterns that cannot test any new faults. In this scheme, we use Huffman coding to further reduce test data volume. Table I shows the results of larger ISCAS'89 benchmark circuits for our proposed scheme compared with our previous scheme [8] and FDR [1] . The number of scan chains N is the one that has the best compression gain. Here, the test compression gain was computed as "size of the test set (T D )"/"size of encoded test set (T E )" or the percentages of T E /T D . From this table, we can see our proposed scheme can achieve very high test compression gain up to 13006X for s35932. The percentages of T E /T D are very low, especially lower than the specified bits rate in the original test set. Column "Shift-in power" presents the scan shift-in transitions in scan cells per cycle. The next two columns show test compression gain comparisons. Compared with our previous scheme and ALT-FDR using different test set, our proposed scheme can achieve 23.4% and 40.6% in average improvement respectively. The last two columns give the scan shift-in power reduction. Notice that, ALT-FDR has the minimum scan shift-in power for a given test set. Compared with our previous scheme and ALT-FDR, our proposed scheme can reduce 68.3% and 21.0% in average. S13207 for ALT-FDR doesn't follow the reduction. The reason is that our proposed scheme is more test set independent about scan shift-in power, which ranges from 0.024 to 0.029 transitions per cycle per scan cell instead of from 0.016 to 0.057 in ALT-FDR. The test set for S13207 is more efficient to reduce test power for ALT-FDR.
Conclusions
We proposed a scan disabling-based BAST scheme which reduces test data volume and test power efficiently for the test set with few specified bits. ELFSR reduces test data volume. Hold logic reduces both test power and test data volume. Experimental results showed the effectiveness of the proposed scheme.
